Abstract. Synchronizers play a key role in multi-clock domain systems on chip. Designing reliable synchronizers requires estimating and evaluating synchronizer parameters (resolution time constant) and (metastability window). Typically, evaluation of these parameters has been done by empirical rules of thumb or simple circuit simulations to ensure that the synchronizer MTBF is sufficiently long. This paper shows that those rules of thumb and some common simulation method are unable to predict correct synchronizer parameters in deep sub-micron technologies. We propose an extended simulation method to estimate synchronizer characteristics more reliably and compare the results obtained with other state-of-the-art simulation methods and with measurements of a 65nm LP CMOS test-chip.
Introduction
Multiple-clock domain System on Chip (SoC) designs require synchronization when transferring signals and data among clock domains and when receiving asynchronous inputs. Such synchronizations are susceptible to metastability effects which can cause malfunction in a receiving circuit. In critical designs, this risk must be mitigated. To assess the risk and to design reliable synchronizers, models describing the failure mechanisms for latches and flip-flops have been developed [ 1] [ 2] . Most models express the risk of not resolving metastability in terms of the mean-time-betweenfailures (MTBF) of the circuit, Eq. (1), where S is the time allotted for resolution, and are the receiver and sender clock frequencies, respectively, is the resolution time constant, and is a parameter related to the effective setup-and-hold time window during which the synchronizer is vulnerable to metastability. 
Over the years, techniques have been developed for obtaining an arbitrarily long MTBF. These techniques have been translated into convenient rules of thumb for designers. As digital circuits have become more complex, denser and faster with reduced power consumption, the old rules of thumb are beginning to fail [ 3] [ 4], especially when adding process variations and operating-condition sensitivities in today's manufacturing technologies [ 5] . One rule of thumb has stated that the time constant is proportional to the fan-out of four (FO4) propagation delay. This rule of thumb thus predicts that decreases with feature size and FO4 gate delay. However, a change in this pattern is emerging at process nodes 90nm and below [ 3] [ 4] [ 6] . This change is particularly significant when the metastable voltage (typically about ½ ) is in the vicinity of the transistor threshold voltage, an increasingly common occurrence for low-power circuits employing lower supply voltage and high threshold transistors. Under these circumstances, the current flowing in a metastable complementary pair of transistors can be exceedingly small [ 4] , resulting in a large value of . Operating conditions, particularly at low temperatures, and process variations further aggravate the situation and can cause many orders of magnitude variation in the MTBF of a synchronizer. No longer can the designer depend upon the rule of thumb that is proportional to the FO4 delay. As a result, traditional guidelines for synchronizer design are no longer useful and simulations should be used to correctly estimate synchronizer error probabilities.
Over the years, several simulation methods have been proposed to calculate synchronizer failure probabilities. In some works [ 2] [ 3] [ 7] , the simulation shorts latch nodes to force metastability to estimate . In this work we show that this simple nodeshorting method is inadequate for simulating general latches and is only valid for fully symmetric cross-coupled inverters. In non-symmetric latches the method generates incorrect results. Typically, a chain of latches or flip-flops is used for synchronization. Those latches are usually non-symmetric or the capacitive loading by other circuits leads to non-symmetric circuits, yielding inaccurate results. We propose an extension of the simulation method for the case of asymmetric cross-coupled inverters and compare the results of our extended method to results obtained by two other state-ofthe-art simulation methods [ 8] [ 10] . We show that our proposed novel simulation method correctly predicts synchronizer parameters in a simpler manner and at a lower computational cost than another recently published method [ 8] . To further validate our method we also compare the result of our simulations with real measurements of 65nm LP CMOS latches.
Node Shorting Simulation
Node shorting simulation (NSS), as described in [ 2] [ 3] [ 7] , is widely used by designers. The two nodes of a latch are shorted to equate their voltage, simulating metastability. When the short is opened, the latch is allowed to resolve. One node will diverge to while the other to ground. A small battery (order on nV) across the nodes is placed to ensure the starting time and the direction of divergence. Fig. 1 shows two different latch configurations with the voltage controlled switch that is used to short the lacth nodes (dotted lines). The potential metastable nodes , are higlighted in red. The small signal behavior of the latch can be modeled as two cross coupled inverters as shown in [ 7] [ 10] and it is possible to describe their behavior by (2) where the time constant ⁄ , is the metastability voltage at the input of the inverter(in the metastable node), is the total capacitance associated with the metastable node, is the trans-conductance of the inverter and , . In particular, if the cross-coupled inverters are symmetric, , and in terms of the difference voltage we get the solution of which is 
The constants , , , , are determined by initial conditions and depend on the setting of origin of the time scale and . In this case, shorting the nodes does not force a metastable state in the latch, and hence this simple procedure cannot be used to simulate τ. Fig. 3 shows a simulation using the latch configuration of Fig.  1a with non-symmetric inverters, using the same color code as in Fig. 2 . The green plot is not flat, showing non simple exponential behavior and hence cannot be computed from the slope of the logarithm of the voltage difference as proposed by the simple short node simulation method. When the cross-coupled inverters and capacitance loading are symmetric in the circuit of Fig. 1a , the metastable point lies on the line (Fig. 4a ) and when the nodes are shorted the system is forced into metastability (blue circle). On the other hand, when the cross-coupled inverters are non-symmetric (Fig. 4b, skewed low, or Fig. 4c , skewed high), the metastable point is not reached by shorting the two nodes. Instead, shorting the two nodes yields an intermediate state (green circle), different than the metastable state (blue circle); when the switch is opened, the latch follows the green path in state space, from the blue circle on towards either the (1,0) state (Fig. 4b) or the (0,1) state (Fig. 4c) . In an asymmetric latch, the metastable voltages of the two nodes differ by some (Fig. 5a ), which needs to be found. Using the notation of (4), . If a voltage source is placed between the metastable nodes, shown in Fig. 5b , when the switch is closed the latch is forced into metastability (blue circle). Then the switch can be released showing the exponential behavior predicted by Eq. (4). In the case when the value of is exactly the current through the switch is zero, and thus the switch can be opened without changing any condition. This is caused because the intrinsic difference between the metastable voltages of the nodes ( is compensated for by the voltage source , resulting in no current through the switch.
Consequently our enhanced node shorting simulation (ENSS) method comprises two steps:
(i) Finding the metastability offset voltage ( ). (ii) Node shorting transient simulation as described in Sec. 2 using .
An iterative process is used to find the value of . An adjustable voltage source is used, and its value is changed until = , namely until the metastable point lies on the line = = (Fig. 5a ). 
. Proposed technique for reaching metastability in asymmetric latches
We propose three different iterative algorithms to calculate :
• Current compensation (CC)
• Transient bisections (TB)
The current compensation algorithm adjusts the voltage with the switch closed, using the circuit of Fig. 5b with an arbitrary initial value of . If > , current flows in one direction, and if < , current flows in the opposite direction (Fig. 6) . The algorithm iteratively adjusts until the current is zero. At that stage, and the latch is metastable. A pseudo-code describing the algorithm is shown in Alg. 1. It starts with two initial voltages ( , yielding currents ( with opposite sign. Then the algorithm performs a binary search untill the current falls below the desired error tolerance ( ). The value of is given by the last value of /2. The algorithm uses only SPICE DC simulations .
Fig. 6. Illustration of CC circuit diagram and behavior
In the transient bisection method, SPICE transient simulations are used with the circuit of Fig. 5b . The algorithm starts by choosing two values for , , which lead to two opposite transitions of the node (or ). The transition direction is determined by the value of the voltage at the end time of the simulation (T). The transition settling time ( , measured from the time when the switch is released is computed, and the resolution is given by the maximum settling time allowed ( ). Next, by binary search the algorithm finds a narrower interval, which also produces two opposite transitions on its extremes. A pseudo code for the algorithm is shown in Alg. 2
Once the value of is found, with either one of these two methods, a single transient simulation is performed with the circuit of Fig. 5b . The voltage source is set to the found value of and the switch is opened showing a divergence of the metastabale nodes. Re-writing Eq. (4) for the voltage node difference (
The negative exponent term in Eq. (5) decreases fast with time and can be neglected. Fig. 7 shows a transient simulation of the circuit of Fig. 5 after finidng using the current compensation algorithm. As predicted in Eq. (5) the voltage ( shows exponential behavior and τ can be calculated from the slope of the blue curve (green line). When is larger than about 100 mV the small signal model fails and the traces are no longer exponential as can be seen for times greater than 2.2nsec in Fig. 7 . Fig. 7 . Extended short node simulation for asymmetric latch using current compensation method to find Though the two proposed methods generate consistent results for and hence for τ , the CC method incurs less computational effort and requires simpler simulations than the bisection method. CC method require DC simulations only, while TB requires several transient SPICE simulations with fine resolution and long run times. In order to achieve the same resolution for in the TB method, the transient simulation time in each run should be increased and hence increasing the overall simulation time. For that reason our tested ENSS uses CC to calculate . The ENSS using CC proposed is more time efficient than the sweep simulation method [ 8] since it requires fewer steps of much simpler DC simulations compared to several transient simulation, iterations and interpolations required in the sweep method.
Metastability Time Window
The drawback of the ENSS method is its inability to simulate the parameter , required in Eq. (1) to calculate failure probability. In most cases, however, knowing the value of is sufficient to reliably estimate the failure probability and a lower bound on MTBF can be found. Since is the smallest data input arrival time window such that for all data toggling outside this window the settling time of the latch does not increase above its nominal value [ 9] , then . Then the error probability can be re-written as:
Both last terms of Eq. (6) are good lower bounds for the design of reliable synchronizers using the simulation method proposed to obtain .
Multi Stage Synchronizers
The method derived so far applies only to a single latch. The calculation of the failure probability of a synchronizer comprising multiple cascaded latch stages from its constituent latch parts is given in [10] . A detailed study using our enhanced method is out of the scope of this work and will be addressed in future publications.
Simulations and Measurements
A library latch (Fig. 8) has been implemented in a 65nm LP CMOS process. Its performance has been measured and the results are compared here to our simulations based on the ENSS method, as well as to results generated by two other state of the art simulation methods, the sweep simulation method [ 8] [ 9] and the parametric simulation method [ 10] . CC method for calculating is used. The library latch is asymmetric due to different loading of the two latch nodes. All simulations were performed using SPICE BSIM4 model level 54. The measurement method was described in [ 11] A comparison of in measurements and simulations is presented graphically in Fig. 9 for different levels of supply voltage between 0.95V and 1.3V, at room temperature. Fig. 10 shows the percentage error difference between each of the simulation methods and the measurements results of τ. Note that all three methods yield consistent values for with a maximum error of 11.5% with respect to measured values. The results of the proposed simulation method (ENSS) fall within 3% of the results of the other methods tested. Fig. 11 . For a fair comparison all simulations were performed using a common maximum resolution time ( . The resolution of ENSS was previously calibrated for . This is why for higher supply voltages, for which is lower, more iterations are required to achieve the target resolution time and hence the run time is higher. The results show that our method provides accurate results much faster than the sweep and parametric method.
For the sake of completeness, Fig. 12 shows the offset of the metastable point from the symmetrical case, , against supply voltage. Note that is never zero along the range of supply voltage. 
Conclusions
We demonstrated that the node shorting simulation method as previously used in the literature is inappropriate for simulating latches and only works in the very special case of perfectly symmetric latches. We extended the node shorting simulation method for the case of non-symmetric latches and showed that it produced consistent results. The extended proposed method comprises two steps, finding the metastable offset voltage followed by a single run of a transient simulation. We showed two different algorithms to calculate , namely the current compensation, and the transient bisection method. We compared the results of our extended simulation method with the sweep and parametric simulation methods and showed that the results match with high accuracy but incurs less computation time and using only DC SPICE simulations followed by one transient simulation. We validated our simulation method against measurements taken on a circuit fabricated in a CMOS LP 65nm process. Simulation results predict with an error of less than 12% (measurement equipment error) compared to measurements, demonstrating that the proposed simulation method is suitable for characterizing synchronizers in a reliable and easy manner.
